2021-01-06 00:58:55 +01:00
|
|
|
/**
|
|
|
|
|
******************************************************************************
|
|
|
|
|
* File Name : dma.c
|
|
|
|
|
* Description : This file provides code for the configuration
|
|
|
|
|
* of all the requested memory to memory DMA transfers.
|
|
|
|
|
******************************************************************************
|
|
|
|
|
* @attention
|
|
|
|
|
*
|
|
|
|
|
* <h2><center>© Copyright (c) 2021 STMicroelectronics.
|
|
|
|
|
* All rights reserved.</center></h2>
|
|
|
|
|
*
|
|
|
|
|
* This software component is licensed by ST under Ultimate Liberty license
|
|
|
|
|
* SLA0044, the "License"; You may not use this file except in compliance with
|
|
|
|
|
* the License. You may obtain a copy of the License at:
|
|
|
|
|
* www.st.com/SLA0044
|
|
|
|
|
*
|
|
|
|
|
******************************************************************************
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
|
|
|
#include "dma.h"
|
|
|
|
|
|
|
|
|
|
/* USER CODE BEGIN 0 */
|
|
|
|
|
|
|
|
|
|
/* USER CODE END 0 */
|
|
|
|
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
/* Configure DMA */
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
|
|
|
|
/* USER CODE BEGIN 1 */
|
|
|
|
|
|
|
|
|
|
/* USER CODE END 1 */
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Enable DMA controller clock
|
|
|
|
|
*/
|
|
|
|
|
void MX_DMA_Init(void)
|
|
|
|
|
{
|
|
|
|
|
|
|
|
|
|
/* DMA controller clock enable */
|
|
|
|
|
__HAL_RCC_DMA1_CLK_ENABLE();
|
|
|
|
|
|
|
|
|
|
/* DMA interrupt init */
|
|
|
|
|
/* DMA1_Channel4_IRQn interrupt configuration */
|
2021-01-06 23:51:11 +01:00
|
|
|
HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
|
2021-01-06 00:58:55 +01:00
|
|
|
HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
|
|
|
|
|
/* DMA1_Channel5_IRQn interrupt configuration */
|
2021-01-06 23:51:11 +01:00
|
|
|
HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
|
2021-01-06 00:58:55 +01:00
|
|
|
HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* USER CODE BEGIN 2 */
|
|
|
|
|
|
|
|
|
|
/* USER CODE END 2 */
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* @}
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* @}
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
